

**Appln No. 10/810,053**  
**Amdt date November 22, 2005**  
**Reply to Office action of September 27, 2005**

**Amendments to the Claims:**

This listing of claims will replace all prior versions, and listings, of claims in the application:

**Listing of Claims:**

1. (Cancelled)
2. (Previously Presented) A method of operating an analog to digital converter (DAC) comprising:  
coupling to a matrix of DAC cells a plurality of binary indications that represent a digital value, the binary indications changing at regular intervals;  
sampling the DAC cells between the regular intervals after the binary indications change;  
and  
latching the cells between the regular intervals.
3. (Previously Presented) The method of claim 2, in which the sampling comprises connecting each DAC cell to a clock actuated switch between a current source and the output of the DAC.
4. (Previously Presented) The method of claim 3, additionally comprising forming the cells from different "anded" combinations of states of the binary indications.
5. (Previously Presented) The method of claim 4, in which the "anded" combinations are directly connected to respective clock actuated switches.

**Appln No. 10/810,053**

**Amdt date November 22, 2005**

**Reply to Office action of September 27, 2005**

6. (Previously Presented) A method of operating an analog to digital converter (DAC) that receives a plurality of digital value representative binary indications, the method comprising:

forming a matrix of DAC cells from different "anded" combinations of states of the binary indications;

connecting each DAC cell directly to a sampling switch;

closing the sampling switches responsive to clock pulses; and

latching the cells after each clock pulse.

7. (Cancelled)